contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

March 8, 2005 FN8204.0

## RF Power Amplifier (PA) Bias Controller

## **FEATURES**

- Programmable Bias Controller IC for Class A and AB LDMOS Power Amplifiers
- Adaptive System on Chip Solution


intercil

- Bias Current Calibration to better than ±4% using Reference Trim DCP
- Automatic Bias Point Tracking and Calibration
  - I<sub>DO</sub> Sensing and Tracking
  - -Programmable Instrumentation Amplifier to Scale Wide Range of IDO
  - -Programmable Gate Bias Driver
  - —All Programmable settings are Nonvolatile
  - —All Settings Recalled at Power-up.
- 28V Maximum V<sub>DD</sub>
- 2 Wire Interface for Programming Bias Setting and Optimizing IDO Set Point
- **Bias Level Comparator**
- **Shutdown Control pin for PA Signal**
- Slave address to allow for multiple devices
- 24-pin TSSOP Package
- Applications: Cellular Base Stations (GSM, UMTS, CDMA, EDGE), TDD applications, Pointto-multipoint, and other RF power transmission systems


#### DESCRIPTION

The Intersil X9470 RF PA Bias Controller contains all of the necessary analog components to sense the PA drain current through an external sense resistor and automatically control the gate bias voltage of an LDMOS PA. The external sense resistor voltage is amplified by an instrumentation amplifier and the output of the amplifier along with an external reference voltage is fed to the inputs of a comparator. The comparator output indicates which direction the LDMOS gate bias voltage will move in the next calibration cycle. System calibration is accomplished by enabling the X9470 and providing a clock to the SCL pin. The LDMOS drain current can be maintained constant over temperature and aging changes by periodic calibration. The VOUT pin can be used to monitor the average power by tracking the drain current. Up to eight X9470 or additional Intersil Digital Potentiometers can be controlled via a twowire serial bus.

#### TYPICAL APPLICATION



## **PIN CONFIGURATION**



## **ORDERING INFORMATION**

Part Number	Temperature Range	Package
X9470V24I	-40°C TO 85°C	24-Lead TSSOP

## **PIN DESCRIPTIONS**

TSSOP pin	Symbol	Brief Description
1	V <sub>SENSE+</sub>	Positive sense voltage input terminal
2	RH <sub>REF</sub>	Upper Terminal of Potentiometer, called the $R_{REF}$ potentiometer. The voltage applied to this pin will determine the upper voltage limit of the adjustment for the Up/Down threshold of the comparator.
3	RL <sub>REF</sub>	Lower Terminal of Potentiometer, called the $R_{REF}$ potentiometer. The voltage applied to this pin will determine the lower voltage limit of the adjustment for the Up/Down threshold of the comparator.
4	RW <sub>REF</sub>	Wiper Terminal of Potentiometer, called the $R_{REF}$ potentiometer. The voltage on this pin will be the threshold for the Up/Down comparator. Also referred to as the $V_{REF}$ of the comparator.
5	AGND	Analog ground to allow single point grounding external to the package to minimize digital noise.
6	VSS	System (Digital) Ground Reference
7	CS	Chip Select. This input enables bias calibration adjustments to the R <sub>BIAS</sub> potentiometer. CMOS input with internal pull-down.
8	SCL	Dual function. Function 1: The increment control input. Increments or decrements the RBIAS potentiometer. Function 2: Serial Data Clock Input. Requires external pull-up.
9	SDA	Serial Data Input. Bi-directional 2-wire interface. Requires external pull-up.
10	RH <sub>BIAS</sub>	Upper Terminal of Potentiometer, called the $R_{BIAS}$ potentiometer. The voltage applied to this pin will determine the upper limit of the bias voltage to the PA (or $V_{BIAS}$ pin).
11	RW <sub>BIAS</sub>	Wiper Terminal of Potentiometer, called the $R_{BIAS}$ potentiometer. This voltage is the equivalent to the unbuffered voltage that will appear at the $V_{BIAS}$ pin.
12	RL <sub>BIAS</sub>	Lower Terminal of Potentiometer, called the $R_{BIAS}$ potentiometer. The voltage applied to this pin will determine the lower limit of the bias voltage to the PA (or $V_{BIAS}$ pin).
13	A0	External address pin which allows for a hardware slave address selection of this device. This pin has an internal pull-down.
14	A1	External address pin which allows for a hardware slave address selection of this device. This pin has an internal pull-down.
15	A2	External address pin which allows for a hardware slave address selection of this device.  This pin has an internal pull-down.
16	VSS	System (Digital) Ground Reference
17	V <sub>BIAS</sub>	This is the bias output voltage pin and is used to drive the filter network to the PA gate.
18	V <sub>CC</sub>	System (Digital) Supply Voltage
19	$V_{CC}$	System (Digital) Supply Voltage
20	V +	Positive voltage supply for the instrumentation amplifier and other analog circuits.
21	V <sub>OUT</sub>	Instrumentation Amplifier output that is 20x or 50x the voltage across the Rsense pins.
22	INC/DEC	Status output that indicates the state of the comparator. When this pin is HIGH, the RBIAS potentiometer will increment; when the pin is LOW, the RBIAS potentiometer will decrement. This pin is open drain and requires external resistor pull-up.
23	SHDN	Shutdown the output op amp. When SHDN is active (HIGH), the V <sub>BIAS</sub> pin is pulled LOW.
24	V <sub>SENSE</sub> -	Negative sense voltage Input terminal

intersil FN8204.0 March 8, 2005

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on V+ (referenced to AGND)7V
Voltage on VCC (reference to VSS)7V
Voltage on all RH, RW, RL pins
(reference to AGND):7V
Voltage on Vsense+ or
Vsense- (reference to AGRND)30V
Voltage on SDA, CS, SCL, SHDN
(reference to AGND)0.3V to (Vcc + 0.3V)
Current into Output Pin: ±5mA
Continuous Power Dissipation:500mW
Operating Temperature range:40°C to +85°C
Junction Temperature:150°C
Storage Temperature65°C to +150°C
Lead Temperature (Soldering, 10 seconds): 300°C

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS INSTRUMENTATION AMPLIFIER

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

			Li	mits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions/Notes
V <sub>IN</sub> <sup>(10)</sup>	Common Mode Input Voltage on V <sub>SENSE+</sub> and V <sub>SENSE-</sub> pins	20		28	V	
Gain 1	Gain from V <sub>SENSE</sub> to V <sub>OUT</sub> <sup>(2)</sup>		20		V/V	Measured with Status Register bit SR0 = 0
Gain 2	Gain from V <sub>SENSE</sub> to V <sub>OUT</sub> <sup>(2)</sup>		50		V/V	Measured with Status Register bit SR0 = 1
V <sub>RANGE1</sub>	Differential voltage sense range between V <sub>SENSE+</sub> and V <sub>SENSE-</sub> for gain 1		60	90	mV	Gain = 20
V <sub>RANGE2</sub>	Differential voltage sense range between V <sub>SENSE+</sub> and V <sub>SENSE-</sub> for gain 2		40	60	mV	Gain = 50
V <sub>OS</sub>	Input Offset Voltage		0.5		mV	V <sub>SENSE</sub> = 40mV to 90mV T <sub>A</sub> = 25°C
Av1	Gain 1 Error Gain = 20 <sup>(4)</sup>		1.5		%	$V_{SENSE} = 60$ mV to 90mV $T_A = 25$ to 85°C, Gain = 20
Av2	Gain 2 Error Gain = 50 <sup>(4)</sup>		1.5		%	$V_{SENSE} = 40$ mV to 60mV $T_A = 25$ to 85°C, Gain = 50
Avt1	Total Error, Gain 1 Gain = 20 <sup>(5)</sup>	-6	1.5	6	%	V <sub>SENSE</sub> = 60mV to 90mV T <sub>A</sub> = 85°C, Gain = 20
			10		%	$V_{SENSE} = 60$ mV to 90mV $T_A = 25$ to 85°C, Gain = 20
Avt2	Total Error, Gain 2 Gain = 50 <sup>(5)</sup>	-6	1.5	6	%	$V_{SENSE} = 40$ mV to 60mV $T_A = 85$ °C, Gain = 50
			10		%	$V_{SENSE} = 40$ mV to $60$ mV $T_A = 25$ to $85$ °C, Gain = $50$
At	Long Term Drift		2		%	Avt1 or Avt2
SR <sup>(10)</sup>	Slew Rate of Instrumentation Amp		0.2		V/µS	$\Delta V_{SENSE} = 20 \text{mV step},$ Cout = 10pF Measured at $V_{OUT}^{(1,3)}$

FN8204.0 March 8, 2005

## ELECTRICAL CHARACTERISTICS INSTRUMENTATION AMPLIFIER (CONTINUED)

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions/Notes
T <sub>settle</sub> <sup>(10)</sup>	Setting time of Instrumentation Amp		5.0		μS	$\Delta V_{SENSE}$ = 20mV step, Cout = 10pF, settling to 1% of final value Measured at $V_{OUT}^{(1,3)}$
CMRR	Common Mode Rejection Ratio		40		dB	For both Gain 1 and Gain 2
PSRR	Power Supply Rejection Ratio		55		dB	For both Gain 1 and Gain 2
V <sub>OUT</sub> Range	V <sub>OUT</sub> Voltage Swing	0.3		1.8	V	Gain = 20
		0.3		3.0	V	Gain = 50
V <sub>OUT</sub> Noise <sup>(10)</sup>	V <sub>OUT</sub> Voltage Noise, rms		3		mV	Gain = 20
I <sub>VSENSE</sub> <sup>(10)</sup>	V <sub>SENSE+</sub> , V <sub>SENSE-</sub> Input Bias Current		250		μΑ	T <sub>A</sub> = 25°C
C <sub>VSENSE</sub> <sup>(10)</sup>	V <sub>SENSE+</sub> , V <sub>SENSE-</sub> Input Capacitance		10		pF	Each Input

## **COMPARATOR**

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	<b>Test Conditions/Notes</b>
VOL	Output Voltage Low on the INC/DEC pin			0.4	٧	IOL = 1mA
lo <sup>(10)</sup>	Output sink Current			3	mA	INC/DEC pin, open drain
Vos <sup>(10)</sup>	Input Hysteresis		20		mV	Vcc = 5 V
Tpd <sup>(10)</sup>	Response Time for propagation delay		2		μS	INC/DEC pin with 2kΩ pull up

## **VREF DCP CIRCUIT BLOCK**

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

			Lir	nits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions/Notes
R <sub>TOTAL</sub>	End to End Resistance	8	10	12	kΩ	
	Number Taps or Positions			64		
$V_{RH}$	RH <sub>REF</sub> Terminal Voltage	AGND		V <sub>+</sub>	V	AGND = 0V
$V_{RL}$	RL <sub>REF</sub> Terminal Voltage	AGND		V <sub>+</sub>	V	AGND = 0V
$V_{RW}$	RW <sub>REF</sub> Terminal Voltage	AGND		V <sub>+</sub>	V	AGND = 0V
	Power Rating <sup>(10)</sup>		2.5		mW	R <sub>TOTAL</sub> =10kΩ
	Resolution <sup>(10)</sup>		1.6		%	
	Absolute Linearity <sup>(6)</sup>	-0.2		+0.2	MI <sup>(8)</sup>	
	Relative Linearity <sup>(7)</sup>	-0.2		+0.2	MI <sup>(8)</sup>	

FN8204.0 March 8, 2005

#### VREF DCP CIRCUIT BLOCK

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

			Lin	nits		
Symbol	Parameter	Min.	Тур.	Max.	Units	<b>Test Conditions/Notes</b>
	R <sub>TOTAL</sub> Temperature Coefficient <sup>(10)</sup>		±300		ppm/°C	
	Ratiometric Temperature Coefficient <sup>(10)</sup>	-20		+20	ppm/°C	
C <sub>IN</sub> <sup>(10)</sup>	Potentiometer Capacitances on $\mathrm{RH}_{\mathrm{REF}}$ and $\mathrm{RL}_{\mathrm{REF}}$		10		pF	

## **BIAS ADJUSTMENT DCP CIRCUIT BLOCK**

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

			Lir	nits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions/Notes
R <sub>TOTAL</sub>	End to End Resistance Variation	8	10	12	kΩ	with ±20% variation
	Number Taps or Positions			256		
V <sub>RH</sub>	Voltage at the RH <sub>BIAS</sub> Terminal Voltage	AGND		V <sub>+</sub>	V	AGND = 0V
V <sub>RL</sub>	Voltage at the RL <sub>BIAS</sub> Terminal Voltage	AGND		V <sub>+</sub>	V	AGND = 0V
$V_{RW}$	Voltage at the RW <sub>BIAS</sub> Terminal Voltage	AGND		V <sub>+</sub>	V	AGND = 0V
	Power Rating <sup>(10)</sup>		2.5		mW	R <sub>TOTAL</sub> =10 KΩ
	Resolution <sup>(10)</sup>		0.4		%	
	Absolute Linearity <sup>(6)</sup>	-1.0		+1.0	MI(8)	
	Relative Linearity <sup>(7)</sup>	-1.0		+1.0	MI <sup>(8)</sup>	
	R <sub>TOTAL</sub> Temperature Coefficient <sup>(10)</sup>		±300		ppm/°C	
	Ratiometric Temperature Coefficient <sup>(10)</sup>	-50		50	ppm/°C	
C <sub>IN</sub> <sup>(10)</sup>	Potentiometer Capacitances on RH <sub>BIAS</sub> and RL <sub>BIAS</sub>		10		pF	

## **VBIAS OUTPUT VOLTAGE FOLLOWER**

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

				Limits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions/Notes
V <sub>OS</sub>	Input Offset Voltage		10		mV	
V <sub>OSDRIFT</sub> <sup>(10)</sup>	Offset Voltage Temperature Coefficient		10		μV/°C	T <sub>A</sub> = -40 to +85°C
SR	Output Slew Rate on V <sub>BIAS</sub>		0.5		V/μS	$R_L = 10k\Omega$ , 1nF, $\Delta V_{BIAS} = 20mV$
V <sub>BIAS</sub>	Voltage Output Swing	1.5		V <sub>CC</sub> - 0.5	V	I <sub>OUT</sub> = ±10mA
T <sub>S</sub> <sup>(10)</sup>	Settling Time		2		μs	Final value ±1%, $R_L = 10k\Omega$ , $1nF$ , $\Delta V_{BIAS} = 20mV$
t <sub>SHDN</sub>	Time for SHDN pin (delay) valid		0.1	1.0	μs	
PSRR	Power Supply Rejection Ratio	45	55		dB	VCC supply V <sub>CC</sub> = 4.75 to 5.25V

intersil FN8204.0 March 8, 2005

#### **VBIAS OUTPUT VOLTAGE FOLLOWER**

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

				Limits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions/Notes
	Input Voltage Range	1.5		V <sub>CC</sub> - 0.5	V	
C <sub>L</sub> <sup>(10)</sup>	Load Capacitance		1		nF	
C <sub>IN</sub> <sup>(10)</sup>	Capacitances on Shutdown Pin		10		pF	
R <sub>OUT</sub> <sup>(10)</sup>	Output Impedance		3		Ω	at 5MHz, 1nF load

#### D.C. OPERATING CHARACTERISTICS

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

			Limits			
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I <sub>CC1</sub> <sup>(9)</sup>	V+ Active Current		1	3	mA	$CS = V_{CC} - 0.3V$ , and $SCL$
I <sub>CC2</sub> <sup>(9)(10)</sup>	V <sub>CC</sub> Active Current		5	25	mA	@ max. t <sub>CYC, SDA =</sub> V <sub>CC</sub> - 0.3V, SHDN inactive
I <sub>SB</sub> <sup>(9)</sup>	Standby Supply Current (V <sub>CC</sub> , V+)		1.5		mA	CS = V <sub>IL</sub> , and SCL inactive (no clock) <sub>, SDA</sub> =V <sub>IL</sub> , SHDN active
ILI	CS, SDA, SCL, SHDN RH, RL, RW, INC/DEC VOUT, Input Leakage	-10		10	μA	V <sub>IN</sub> = VSS to V <sub>CC</sub>
V <sub>IH</sub> <sup>(10)</sup>	CS, SDA, SCL, SHDN, A0, A1, A2 HIGH Voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub> <sup>(10)</sup>	CS, SDA, SCL, SHDN, A0, A1, A2 LOW Voltage	-0.5		V <sub>CC</sub> x 0.3	V	
C <sub>IN</sub> <sup>(10)</sup>	CS, SDA, SCL, SHDN, A0, A1, A2 Capacitance		10		pF	$V_{CC} = 5V$ , $V_{IN} = VSS$ , $T_A = 25$ °C, $f = 1$ MHz

Notes: (1)  $V_{OUT}$  is a high impedance output intended for light loads only.

- (2) Gain at V<sub>OUT</sub> is set to 20 by default.
- (3) Value given is for V<sub>OUT</sub>. The V<sub>BIAS</sub> output will depend on the V<sub>BIAS</sub> potentiometer which is initially loaded with a zero value, then followed by the loading of the final value from E<sup>2</sup> memory.
- (4) Gain Error excludes the contribution of the input offset voltage error.
- (5) Total Error includes the contributions of gain error and input offset voltage error.
- (6) Absolute Linearity is utilized to determine actual wiper voltage versus expected voltage =  $(V_{w(n)}(actual) V_{w(n)}(expected))$
- (7) Relative Linearity is a measure of the error in step size between taps =  $V_{W(n+1)}$   $[V_{w(n)} + MI]$
- (8) 1 MI = Minimum Increment =  $R_{TOT}/63$  or  $R_{TOT}/255$ .
- (9) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage, VCC = 5V.
- (10) This parameter is not 100% tested.


## **BIAS ADJUSTMENT CIRCUIT BLOCK**

#### **A.C. OPERATING CHARACTERISTICS**

Recommended Operating Conditions: (Vcc, V+ = 4.75 to 5.25V; Vsense+, Vsense- = 26V;  $T_A$  = -40°C to +85°C, unless otherwise noted.)

Symbol	Parameter	Min.	Typ. <sup>(9)</sup>	Max.	Units
t <sub>Cl</sub>	CS to SCL Setup	100			ns
t <sub>ID</sub>	Vsense Change to INC/DEC Change		5		μS
t <sub>IL</sub>	SCL LOW Period	1.5			μS
t <sub>lH</sub>	SCL HIGH Period	1.5			μS
t <sub>IC</sub> <sup>(10)</sup>	SCL Inactive to CS Inactive	100			ns
t <sub>IW</sub> (10)(11)	SCL to V <sub>BIAS</sub> Change		3		μS
t <sub>CYC</sub>	SCL Cycle Time	3			μs
t <sub>R</sub> , t <sub>F</sub> <sup>(10)</sup>	SCL Input Rise and Fall Time			500	ns

## A.C. TIMING



Note: (11) MI in the A.C. timing diagram refers to the minimum incremental change in the V<sub>BIAS</sub> output due to a change in the wiper position.


## **AC SPECIFICATIONS**

Symbol	Parameter	Min.	Max.	Unit
f <sub>SCL</sub>	SCL Clock Frequency	0	400	kHz
t <sub>IN</sub> <sup>(10)</sup>	Pulse width Suppression Time at inputs	50		ns
t <sub>AA</sub> <sup>(10)</sup>	SCL LOW to SDA Data Out Valid	0.1	0.9	μs
t <sub>BUF</sub> <sup>(10)</sup>	Time the bus must be free before a new transmission can start	1.3		μs
t <sub>LOW</sub>	Clock LOW Time	1.3		μs
t <sub>HIGH</sub>	Clock HIGH Time	0.6		μs
t <sub>SU:STA</sub>	Start Condition Setup Time	0.6		μs
t <sub>HD:STA</sub>	Start Condition Hold Time	0.6		μs
t <sub>SU:DAT</sub>	Data In Setup Time	200		ns
t <sub>HD:DAT</sub>	Data In Hold Time	200		ns
t <sub>SU:STO</sub>	Stop Condition Setup Time	0.6		μs
t <sub>DH</sub> <sup>(10)</sup>	Data Output Hold Time	50		ns
t <sub>R</sub> <sup>(10)</sup>	SDA and SCL Rise Time	20 +.1Cb <sup>(12)</sup>	300	ns
t <sub>F</sub> <sup>(10)</sup>	SDA and SCL Fall Time	20 +.1Cb <sup>(12)</sup>	300	ns
Cb <sup>(10)</sup>	Capacitive load for each bus line		400	pF


Note: (12) Cb = total capacitance of one bus line in pF.

## **TIMING DIAGRAMS**

## **Bus Timing**



## **Write Cycle Timing**



## **Power-up Timing**

Ī	Symbol	Parameter	Min.	Max.	Unit
Ī	t <sub>r</sub> V <sub>CC</sub> <sup>(10)</sup>	V <sub>CC</sub> Power-up rate	0.2	50	V/ms

Note: Delays are measured from the time  $V_{CC}$  is stable until the specified operation can be initiated. These parameters are not 100% tested. Proper recall of stored wiper setting requires a  $V_{CC}$  power-up ramp that is monotonic and with noise or glitches < 100mV. It is important to correctly sequence voltages in an LDMOS amplifier circuit. For the X9470 typical application, the  $V_{CC}$ , then V+ pins should be powered before the  $V_{DD}$  of the LDMOS to prevent LDMOS damage. Under no circumstances should the  $V_{DD}$  be applied to the LDMOS device before  $V_{CC}$  and V+ are applied to the X9470.

## DCP Default Power-up Tap Positions (shipped from factory)

VREF DCP	0
Bias Adjust DCP	0

## **Nonvolatile Write Cycle Timing**

Symbol	Parameter	Min.	Typ. <sup>(1)</sup>	Max.	Unit
t <sub>WC</sub> <sup>(10)</sup>	Write Cycle Time		5	10	ms

Note: t<sub>WC</sub> is the time from a valid stop condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.

FN8204.0 March 8, 2005

#### **DETAILED PIN DESCRIPTIONS**

#### **Supply Pins**

## Digital Supplies VCC, VSS

The positive power supply and ground for the DCP digital control sections. VSS is normally tied to digital ground. The X9470 is provided with separate digital and analog power supply pins to better isolate digital noise from the analog section.

## Analog Supplies V+, AGND

The positive analog supply and ground for the Instrumentation Amplifier (IA). The analog supply ground is kept separate to allow an external single point connection. V+ can be a separate supply voltage from VCC, or VCC can be filtered before connection to V+.

## **Bias Adjustment Circuit Block Pins**

## $\rm RH_{BIAS}$ , $\rm RL_{BIAS}$ , and $\rm RW_{BIAS}$ for VBIAS Adjustments.

These pins are the connections to a Intersil Digitally Controlled Potentiometer (XDCP<sup>TM</sup>) or R<sub>BIAS</sub> potentiometer. RH<sub>BIAS</sub> is connected to the most positive reference, and the RL<sub>BIAS</sub> is connected to the least positive reference voltage. The potentiometer has a resolution of 256-taps and typical R<sub>TOTAL</sub> of  $10k\Omega$ . So for example, to provide 4mV resolution, the voltage difference applied to the RH<sub>BIAS</sub> and RL<sub>BIAS</sub> pins must be 1.024V. The RW<sub>BIAS</sub> value can be stored in nonvolatile memory and recalled upon power-up.

#### Serial Clock (SCL).

This is a dual function input pin. The state of the CS pin determines the functionality.

Function 1: SCL is a negative edge-triggered control pin of the  $R_{BIAS}$  potentiometer. Toggling SCL will either increment or decrement the wiper in the direction indicated by the logic level on the INC/ $\overline{DEC}$  pin. CS must be high for this function.

Function 2: SCL is the serial bus clock for serial bus interface. CS must be low for this function.

#### Chip Select (CS). Calibration Enable.

The CS input is the enable bias adjustments. When the CS is HIGH (enabled) and a SCL pulse is present, the wiper position on the  $R_{BIAS}$  potentiometer will automatically update with either an increment or decrement of one tap position according to INC/ $\overline{DEC}$  signal from the comparator.

When CS is LOW (disabled), the wiper counter of the XDCP will hold the last wiper position until CS is enabled again and the wiper position is updated.

#### **INC/DEC Monitor Pin**

The Up or Down Monitor pin (INC/DEC) indicates the state of the comparator. This signal indicates that the Instrumentation Amplifier output voltage is higher or lower than the voltage level set by the RW<sub>REF</sub> pin. The output is used to indicate the direction that the gate bias voltage needs to move to reach the target bias voltage.

#### Sense and Scale Block Pins

#### V<sub>SENSE+</sub> and V<sub>SENSE-</sub>

These are the input pins to the IA circuit. These pins are used to determine the change in voltage across the the external drain sense resistor of an RF power amplifier.

## RH<sub>REF</sub>, RL<sub>REF</sub>, and RW<sub>REF</sub>. PA Bias Set Point.

The PA Bias reference voltage is controlled by a 64-tap ( $10k\Omega$  typical  $R_{TOTAL}$ ) potentiometer, called the  $R_{REF}$  potentiometer. The voltages applied to  $RH_{REF}$  and  $RL_{REF}$  will determine the range of adjustment of the reference voltage level (VREF) for the Comparator. The resolution of the comparator reference is the difference of the voltages applied to  $RH_{REF}$  and  $RL_{REF}$  divided by 63. The position of the wiper ( $RW_{REF}$ ) is controlled via serial bus. The  $RW_{REF}$  value can be stored in non-volatile memory and recalled upon power-up.

RW<sub>REF</sub> is also an input signal used as a scaling voltage (VREF) to set the appropriate  $I_{DQ}$  of an RF power amplifier.  $V_{REF}$  can be derived from an external voltage divider or from a baseband processor or similar microcontroller.  $V_{REF}$  can be set permanently or changed dynamically using the potentiometer for various PA operating points.

## **VOUT**

This pin is the output of the IA, which reflects a 20x or 50x gain of the input signal (voltage across the Vsense pins). It can be used to indicate the magnitude of the drain current envelope when RF is present.

intersil FN8204.0 March 8, 2005

#### **Output Block Pins**

## VBIAS

The V<sub>BIAS</sub> is the gate bias voltage output. It is buffered with a unity gain amplifier and is capable of driving 1nF (typical) capacitive loads.

This pin is intended to be connected through an RF filter to the gate of an LDMOS power transistor. The voltage of  $V_{BIAS}$  is determined by the XDCP's value of the  $R_{BIAS}$  resistor.

#### **Other Pins**

#### SHDN

SHDN is an input pin that is used to shutdown the  $V_{BIAS}$  output voltage follower. When the SHDN pin is HIGH, the  $V_{BIAS}$  pin is pulled to VSS. When the device is shutdown, the current  $R_{BIAS}$  wiper position will be maintained in the wiper counter register. When shutdown is disabled, the wiper returns to the same wiper position before shutdown was invoked. Note that when the device is taken out of shutdown mode (SHDN goes from HIGH to LOW), the CS input must be cycled once to enable calibration.

#### **SDA**

Serial bus data input/output. Bi-directional. External pullup is required.

#### A0, A1, A2

Serial bus slave address pins. These pins are used to defined a hardware slave address. This will allow up to 8 of the X9470's to be shared on one two-wire bus. These are useful if several X9470's are used to control the bias voltages of several LDMOS Power Transistors in a single application. Default hardware slave address is "000" if left unconnected due to internal pull-down resistor.

#### TYPICAL APPLICATION

The X9470 can be used along with a microprocessor and transmit control chips to control and coordinate FET biasing (see Figure 1). The CS, SCL, and SDA signals are required to control the X9470 Bias Adjustment Circuit Block. An internal R<sub>WREF</sub> voltage is provided via a programmable voltage divider between the RH<sub>REF</sub> and RL<sub>REF</sub> pins and is used to set the voltage reference of the comparator. The shutdown (SHDN) and bias voltage indicators (INC/DEC) are additional functions that offer FET control, monitoring, and protection.

Typically, the closed loop setup of the X9470 allows for final calibration of a power amplifier at production test. The CS and SCL pins are used to perform this calibration function. Once in a base station, the amplifier can then be re-calibrated any time that there is no RF signal present. The bias setting block can also be used open loop to adjust gate bias or can be shutdown using the SHDN pin. The sense and scale block can be used for amplifier power monitoring diagnostics as well.

The range of the drain bias current operating point of the LDMOS FET is set by an external reference across the reference potentiometer. The wiper of the potentiometer sets the trip point for comparison with  $V_{\rm P},$  the amplified voltage across  $R_{\rm SENSE},$  the drain resistor. The output of the comparator causes the  $R_{\rm BIAS}$  potentiometer to increment or decrement automatically on the next SCL clock cycle. This  $R_{\rm BIAS}$  potentiometer is configured as a voltage divider with a buffered wiper output which drives the gate voltage of an external LDMOS FET.


Once the optimum bias point is reached, the  $R_{BIAS}$  value is latched into a wiper counter register. Again, the  $V_{BIAS}$  gate voltage can be updated continuously or periodically depending on the system requirements.

Both terminals of the  $R_{BIAS}$  potentiometer are accessible and can be driven by external reference voltages to achieve a desired  $I_{DQ}$  vs. gate voltage resolution, as well as supporting temperature compensation circuitry.

In summary, the X9470 provides full flexibility on setting the operating bias point and range of an external RF power amplifier for GSM, EDGE, UMTS, CDMA or other similar applications.

FN8204.0
March 8, 2005

Figure 1. Typical Application



#### **X9470 FUNCTIONAL DESCRIPTION**

This section provides detail description of the following:

- Sense and Scale Block Description
- Bias Adjustment Control Block Description
- Output Block Description
- Bias Adjustment and Storage Description

## **SENSE AND SCALE BLOCK**

The Sense and Scale Circuit Block (Figure 2) implements an instrumentation amplifier whose inputs ( $V_{SENSE+}$  and  $V_{SENSE-}$ ) are across an external sense resistor in the drain circuit of an RF Power FET.  $V_{SENSE+}$  is connected to  $V_{DD}$ , the drain voltage source for the RF power FET, and  $V_{SENSE-}$  pin is connected to the other end the external sense resistor.

An internal instrumentation amplifier (IA) will sense the  $\Delta V$  and amplify it by a gain factor of  $K_1$  (see Equation 1). The resulting output is compared with  $V_{REF}$  at the comparator.  $V_{REF}$  can be a fixed reference voltage or adjusted by using the 64-tap digital potentiometer. The output of the comparator is used to increment or decrement the  $R_{BIAS}$  potentiometer in the Bias Adjustment Circuit Block. The gain factor  $K_1$  is designed such that the Sense and Scale Block will set the Bias Adjustment Circuit Block to operate in a given voltage range (mV) vs. drain current adjustment (mA).

$$I_{DQ} \cong \frac{V_{REF}}{K_1 * R_{SENSE}}$$
 (1)

 $K_1$  is fixed 50x for the internal comparator input.

The output of the IA is also available at the pin Vout to enable drain current monitoring. The gain at Vout is fixed at a factor of  $K_2$ , lower than  $K_1$  so that high  $I_{DQ}$  currents will not cause saturation of the Vout signal. The equation for Vout is given as:

$$\Delta V = I_{DQ} * R_{SENSE}$$
  
 $V_{OUT} = K_2 * \Delta V$ 


K<sub>2</sub> is fixed to 20x for the Vout pin

#### **BIAS ADJUSTMENT CIRCUIT BLOCK**

There are three sections of this block (Figure 3): the input control, counter and decode section (1), the resistor array (2); and the non-volatile register (3). The input control section operates just like an up/down counter. The input of the counter is driven from the output of the comparator in the Sense and Scale Block and is clocked by the SCL signal. The output of this counter is decoded to select one of the taps of a 256-tap digital potentiometer.

intersil FN8204.0
March 8, 2005

Figure 2. Sense and Scale Block Diagram



The wiper of the digital potentiometer acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme. The electronic switches in the potentiometer operate in a "make before break" mode when the wiper changes tap positions. If the wiper is moved several positions, multiple taps are connected to the wiper for  $t_{\text{IW}}$  (SCL to RW<sub>BIAS</sub> change).

When the device is powered-up, the X9470 will load the last saved value from the non-volatile memory into the WCR. Note that the current wiper position can be saved into non-volatile memory register by using the SCL and CS pins as shown in Figure 4.

Important note: the factory setting of the wiper counter register is the ZERO-position (0 of 255 taps). This is the default wiper position.

Bias Adjustment Block Instructions and Programming. The SCL, INC/DEC (internal signal) and CS inputs control the movement of the wiper along the resistor array. (See Table 1) With CS set HIGH, the device is selected and enabled to respond to the INC/DEC and SCL inputs. HIGH to LOW transitions on SCL will increment or decrement R<sub>BIAS</sub> (depending on the state of the INC/DEC input). The INC/DEC input is derived from the output of the comparator of the Sense and Scale Block.

Storing Bias Resistor Values in Memory. Wiper values are stored to VOLATILE memory automatically when CS is HIGH and INC/DEC either transitions from HIGH to LOW or from LOW to HIGH. Wiper values are stored to NON-VOLATILE memory during Byte Write or as described in the following section.


Table 1. Mode Selection

SDA	CS*	SCL	INC / DEC	Mode
Н	Н	7	Н	VBIAS is incremented one tap position.
Н	Н	~_	L	VBIAS is decremented one tap position.
Н	Н	Х	or	Lock Wiper Position. Save to <u>volatile</u> memory. (BiasLock™)
Х	L	Χ	Χ	Open Loop.

<sup>\*</sup> When coming out of shutdown, the CS pin must be cycled once before bias adjustment is enabled.

intersil FN8204.0 March 8, 2005

Figure 3. Bias Adjustment Block Diagram



#### NON-VOLATILE STORE OF THE BIAS POSITION

The following procedure will store the values for the Rref and Rbias wiper positions in Non-Volatile memory. This sequence is intended to be performed after a BiasLock calibration sequence to simplify storage. If BiasLock has not been achieved, then the Rbias wiper position may change when the CS pin is brought high and SCL begins clocking. See Figure 4 for the actual sequence.

- 1. Set the WEL bit with a write command (02h to register 0Fh)
- Peform a calibration and achieve BiasLock. Leave CS pin high.
- Write the address byte only (START, followed by device/slave address and a 0 for a write, see page 19).
- 4. Perform a STOP command.
- 5. With SCL still low, bring the CS low. The falling edge of the CS will initiate the NV write.

The WEL bit may be reset afterwards to prevent further NV writes.

## **INC/DEC FUNCTION**

The INC/ $\overline{\text{DEC}}$  pin is an open-drain logic output that tracks the activity of the increment/decrement comparator. A logic HIGH at INC/ $\overline{\text{DEC}}$  indicates that the I<sub>DQ</sub> did not rise up to the desired setting indicated by V<sub>REF</sub> while a logic LOW at the INC/ $\overline{\text{DEC}}$  pin indicates that the IDQ is higher than the desired setting.

INC/ $\overline{\text{DEC}}$  is used as an internal control signal as well. As an example, when INC/ $\overline{\text{DEC}}$  is LOW, the Bias Adjustment Circuit Block will start to move the Rbias resistor wiper towards the RL<sub>BIAS</sub> terminal end when CS is HIGH and SCL is clocking. Consequently, the V<sub>BIAS</sub> voltage will decrease, and the I<sub>DQ</sub> decreases to meet the desired V<sub>REF</sub> setting.

The INC/ $\overline{\text{DEC}}$  signal can also be used to detect a damaged RF power FET. For instance, If INC/ $\overline{\text{DEC}}$  stays HIGH during and after a calibration sequence it may indicate that the RF power FET has failed. This indicator can also be used with a level sense on the  $V_{OUT}$  pin to perform diagnostics.

#### SHUTDOWN MECHANISM

This hardware control shutdown pin (SHDN) will pull the voltage of  $V_{BIAS}$  to VSS with an internal pull down resistor. When shutdown is disabled ( $V_{BIAS}$  is active when SHDN is LOW), the  $V_{BIAS}$  voltage will move to the previous desired bias voltage.

It will take less than a microsecond to enable the internal output buffer depending on the loading condition at the  $V_{\text{BIAS}}$  pin.


## **OUTPUT (V<sub>BIAS</sub>)**

 $V_{BIAS}$  is a buffered output of RW<sub>BIAS</sub> (wiper output). It can deliver a high current for driving up to typically 1nF capacitive loading with stable performance and fast settling time.

intersil FN8204.0 March 8, 2005

A single pole filter should be placed in between the  $V_{\mbox{\footnotesize{BIAS}}}$  output and the RF input signal to isolate any high frequency noise.

Figure 4. Non-Volatile Store of the Bias Position



#### **X9470 PRINCIPLES OF OPERATION**

The X9470 is a Bias Controller that contains all the necessary analog components for closed-loop DC bias control of LDMOS Transistors in RF Applications. The X9470 provides a mechanism to periodically set DC bias operating points of Class A or AB-type amplifiers to account for  $V_{\rm GS}$  drift and temperature variations. The following is an example of X9470 operation.

The X9470 incorporates an instrumentation amplifier, comparator and buffer amplifier along with resistor arrays and their associated registers and counters. The serial interface provides direct communication between the host and the X9470. This section provides a detailed example of how the X9470 can be used to calibrate and dynamically set the optimum bias operating point of an RF power amplifier (see Figure 5):

- State 0: Power-on Monitor Mode
- State 1: DC-bias Setting When No RF is Present [Calibration]
- State 2: Calibration Disable When RF is Present
- State 3: PA Standby Mode. Dynamic Adjustment for  $V_{\mbox{\footnotesize{GS}}}$  drift and Temperature variation
- State 4: Power Off (Shutdown) Mode [Turn off the Power Amplifier]

#### State 0: Monitor Mode


The  $V_{OUT}$  and  $INC/\overline{DEC}$  outputs of the X9470 can be used for monitoring and diagnostic purposes. Since  $V_{OUT}$  has a lower gain (20x, default) than the internal IA output, it can handle higher drain sense current while keeping the output below the rail. This allows normal PA power monitoring, and over-current sensing using an external comparator. The  $INC/\overline{DEC}$  pin can be monitored during calibration to see if there is no change, which indicates LDMOS functional problems. Note that the  $INC/\overline{DEC}$  status is also available in the status register for software status reads.

## State 1: DC-bias Setting When No RF is Present [Calibration]

At calibration, the DC bias operating point of the LDMOS Power Amplifier must be set. As soon as the Bias Adjustment Circuit Block is enabled (CS enabled, SDA high, and SCL pulse provided), the X9470 will automatically calibrate the external Power Amplifier by continually sampling the drain current of the external Power Amplifier and make adjustments to the gate voltage of the amplifier (See Figure 6).

intersil FN8204.0
March 8, 2005

Figure 5. Operating modes X9470



When no RF signal is present, the instrumentation amplifier of the X9470 senses the drain current as a voltage drop,  $\Delta V$ , across an external drain  $R_{\text{sense}}$  resistor. The  $\Delta V$  is amplified and compared to an external scaling voltage,  $V_{\text{REF}}.$  Any difference between  $\Delta V$  and  $V_{\text{REF}}$  results in a resistive increment or decrement of the internal  $R_{\text{BIAS}}$  potentiometer.

The  $R_{BIAS}$  potentiometer is used as a voltage divider with the  $RH_{BIAS}$  and  $RL_{BIAS}$  terminals setting the upper and lower voltage limits of the unbuffered  $RW_{BIAS}$  voltage. The resolution of the  $R_{BIAS}$  potentiometer resistor is 0.4% of the difference of voltage across the  $RH_{BIAS}$  and  $RL_{BIAS}$  terminals. The  $R_{TOTAL}$  is typically  $10k\Omega$  with 256-taps. So, for example, if the difference between the  $RH_{BIAS}$  and  $RL_{BIAS}$  terminals is 1.024V, then the step accuracy is 4mV.

The voltage at the RW<sub>BIAS</sub> pin is then fed into the  $V_{BIAS}$  voltage follower. The  $V_{BIAS}$  pin is a buffered output that is used to drive the gate of an LDMOS transistor.

The scaling voltage,  $V_{\text{REF}}$ , set by the  $R_{\text{REF}}$  potentiometer, sets the calibrated operating point of the LDMOS Amplifier.

On edge transitions of the INC/DEC signal, the X9470 will latch the current wiper position - this is known as "Bias Lock<sup>TM</sup>" mode. This is shown in Figure 6. When BiasLock occurs, the comparator hysteresis will allow INC/DEC to change state only after the IA output changes by more than 20mV. This will prevent toggling of the V<sub>BIAS</sub> output unless the drain bias current is constantly changing.

## State 2: DC-bias Disable When RF is Present (optional)

When an RF signal is present, the X9470 is put into standby mode (open loop). The X9470 is in standby mode when the CS pin is disabled so that the  $R_{BIAS}$  potentiometer holds the last wiper position. The presence of an RF signal at the input of a Class A or AB amplifier increases the current across the  $R_{sense}$  resistor. Over a period of time, the temperature of the LDMOS also increases and the LDMOS also experiences  $V_{GS}$  drift. Therefore the DC biasing point that was set during State 1 (calibration) is not optimal. Adjustments to the gate voltage will need to be made to optimize the operation of the LDMOS PA. This is done in State 3.

# State 3: PA Standby Mode, DC Bias Adjustment [Compensation for V<sub>GS</sub> Drift and Temperature Variation]


When the Power Amplifier is in Standby Mode the X9470 allows for dynamic adjustment of the DC biasing point to take into account both  $V_{GS}$  drift and temperature variation. Dynamic biasing is achieved with the X9470 by using the CS, and SCL pins. For example, the SCL pin can be a steady clock and the CS pin can be used as a control signal to enable/disable the Bias Adjustment Block.

Figure 6 illustrates how the X9470 can be used for dynamic biasing. Upon the presence of an RF signal, the CS pin is pulled LOW. This will prevent the X9470 from changing the  $V_{BIAS}$  voltage during  $I_{DQ}$  peak currents. Once the RF signal is no longer present, the CS pin can be enabled (closed loop), SDA high and the X9470 Bias Adjustment Circuit moves the  $V_{BIAS}$  voltage (the gate voltage of the FET) to meet the average  $I_{DQ}$  bias point for optimum amplifier performance.

#### State 4: Power Off Mode

During power saving or power-off modes the X9470 can be shut down via the SHDN pin. This pin pulls the output of the  $V_{BIAS}$  pin LOW.

Figure 6. Dynamic Biasing Technique: Automatic DC Bias Operating Point Adjustment



intersil FN8204.0 March 8, 2005

## X9470 STATUS REGISTER (SR) AND CONTROL REGISTER (CR) INFORMATION

Table 2. Status Register (SR)

Byte								
Addr	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0
0F hex	SHDN	INC/DEC	0	CS	0	0	WEL	Gain

## **STATUS REGISTER (SR)**

The Status Register is located at address 0F<hex>. This is a register used to control the write enable latches, and monitor status of the SHDN, INC/DEC, and CS pin. This register is separate from the Control Register.

SR7: SHDN: Vbias SHDN Flag. Read Only—Volatile. The bit keeps status of the shutdown pin, SHDN. When this bit is HIGH, the SHDN pin is active and the  $V_{BIAS}$  output is disabled. When this bit is LOW, the SHDN pin is low and  $V_{BIAS}$  output is enabled.

**SR6:** INC/DEC: Read Only—Volatile. This bit keeps status of the INC/DEC pin. When this bit is HIGH the counter is in increment mode, when this bit is LOW the counter is in decrement mode.

**SR4: CS: Read Only—Volatile.** This bit keeps status on the CS pin. When this bit is HIGH, the X9470 is in closed loop mode (Rbias adjustment enabled). When this bit is LOW the x9470 is in open loop mode (no Rbias adjustments).

#### SR2, SR3, SR5: Read only

For internal test usage, should be set to 0 during SR writes.

#### SR1: WEL: Write Enable Latch—Volatile

The WEL bit controls the access to the registers during a write operation. This bit is a volatile latch that powers up in the LOW (disabled) state. While the WEL bit is set LOW, Nonvolatile writes to the registers will be ignored, and all writes to registers will be volatile. The WEL bit is set by writing a "1" to the WEL bit and zeroes to the other bits of the Status Register. Once this write operation is completed and a STOP command is issued, nonvolatile writes will then occur for all NOVRAM registers and control bits. Once set, the, WEL bit remains set until either reset to 0 (by writing a "0" to the WEL bit and zeroes to the other bits of the Status Register) or until the part powers up again.

#### SR0: Gain - NOVRAM

Selects VOUT and IA gain. When SR0=0, VOUT gain = 20x, IA gain = 50x. When SR0 = 1, VOUT gain = 50x, and IA gain = 20x. Default setting is 0.

#### **CONTROL REGISTERS (CR)**

The control registers are organized for byte operations. Each byte has a unique byte address as shown in Table 3 below.

**Table 3. Control Registers (CR)** 

Byte				Bit							
Addr.		Reg									
<hex></hex>	Description	Name	7	6	5	4	3	2	1	0	Memory Type
00 hex	DCP for Vbias	Vbias	Vb7	Vb6	Vb5	Vb4	Vb3	Vb2	Vb1	Vb0	NOVRAM
01 hex	DCP for VREF	Vref	Х	Х	Vr5	Vr4	Vr3	Vr2	Vr1	Vr0	NOVRAM

Note: 02H to 0EH are reserved for internal manufacturing use.

intersil FN8204.0 March 8, 2005

#### **X9470 BUS INTERFACE INFORMATION**

Figure 7. Slave Address, Word Address, and Data Bytes - Write Mode





Figure 8. Slave Address, Word Address, and Data Bytes - Read Mode



## Slave Address, Byte Address, and Data Byte

The byte communication format for the serial bus is shown in Figures 7 and 8 above. The first byte, BYTE 0, defines the device indentifier, 0101 in the upper half; and the device slave address in the low half of the byte. The slave address is determined by the logic values of the A0, A1, and A2 pins of the X9470. This allows for up to 8 unique addresses for the X9470. The next byte, BYTE 1, is the Byte Address. The Byte Address identifies a unique address for the Status or Control Registers as shown in Table 3. The following byte, Byte 2, is the data byte that is used for READ and WRITE operations.

#### **Start Condition**

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. See Figure 9.

intersil

#### **Stop Condition**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the Standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus. See Figure 9.

#### **Acknowledge**

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 10.

The device will respond with an acknowledge after recognition of a start condition and if the correct Device Identifier and Select bits are contained in the Slave Address Byte. If a write operation is selected, the device will respond with an acknowledge after the receipt of each subsequent eight bit word. The device will acknowledge all incoming data and address bytes, except for:

- The Slave Address Byte when the Device Identifier and/or Select bits are incorrect
- The 2nd Data Byte of a Status Register Write Operation (only 1 data byte is allowed)

Figure 9. Valid Start and Stop Conditions




Figure 10. Acknowledge Response From Receiver





Figure 11. Valid Data Changes on the SDA Bus



intersil FN8204.0 March 8, 2005

#### WRITE OPERATIONS

#### **Byte Write**

For a write operation, the device requires the Slave Address Byte and the Word Address Bytes. This gives the master access to any one of the words in the array. Upon receipt of each address byte, the X9470 responds with an acknowledge. After receiving the address bytes the X9470 awaits the eight bits of data. After receiving the 8 data bits, the X9470 again responds with an acknowledge. The master then terminates the transfer by generating a stop condition. The X9470 then begins an internal write cycle of the data to the nonvolatile memory. During the internal write cycle, the device inputs are disabled, so the device will not respond to any requests from the master. The SDA output is at high impedance. See Figure 12.

A write to a protected block of memory is ignored, but will still receive an acknowledge. At the end of the write command, the X9470 will not initiate an internal write cycle, and will continue to ACK commands.

#### **Stops and Write Modes**

Stop conditions that terminate write operations must be sent by the master after sending at least 1 full data byte and it's associated ACK signal. If a stop is issued in the middle of a data byte, or before 1 full data byte + ACK is sent, then the X9470 resets itself without performing the write. The contents of the array are not affected.

#### **Acknowledge Polling**

Disabling of the inputs during nonvolatile write cycles can be used to take advantage of the typical 5ms write cycle time. Once the stop condition is issued to indicate the end of the master's byte load operation, the X9470 initiates the internal nonvolatile write cycle. Acknowledge polling can begin immediately. To do this, the master issues a start condition followed by the Slave Address Byte for a write or read operation. If the X9470 is still busy with the nonvolatile write cycle then no ACK will be returned. When the X9470 has completed the write operation, an ACK is returned and the host can proceed with the read or write operation. Refer to the flow chart in Figure 15.

#### **READ OPERATIONS**

There are three basic read operations: Current Address Read, Random Read, and Sequential Read.

#### **Current Address Read**

Internally the X9470 contains an address counter that maintains the address of the last word read incremented by one. Therefore, if the last read was to address n, the next read operation would access data from address n+1. On power-up, the address is initialized to 0h. In this way, a current address read immediately after the power-on reset can download the entire contents of memory starting at the first location. Upon receipt of the Slave Address Byte with the  $R/\overline{W}$  bit set to one, the X9470 issues an acknowledge, then transmits eight data bits. The master terminates the read operation by not responding with an acknowledge during the ninth clock and issuing a stop condition. Refer to Figure 13 for the address, acknowledge, and data transfer sequence.

Figure 12. Byte Write Sequence




Figure 13. Current Address Read Sequence






Figure 14. Random Address Read Sequence



<u>intersil</u>

Figure 15. Acknowledge Polling Sequence



It should be noted that the ninth clock cycle of the read operation is not a "don't care." To terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a stop condition.

#### Random Read


Random read operations allows the master to access any location in the X9470. Prior to issuing the Slave Address Byte with the  $R/\overline{W}$  bit set to zero, the master must first perform a "dummy" write operation.

The master issues the start condition and the slave address byte, receives an acknowledge, then issues the word address bytes. After acknowledging receipt of each word address byte, the master immediately issues another start condition and the slave address byte with the  $R/\overline{W}$  bit set to one. This is followed by an acknowledge from the device and then by the eight bit data word. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition. Refer to Figure 13 for the address, acknowledge, and data transfer sequence.

In a similar operation called "Set Current Address," the device sets the address if a stop is issued instead of the second start shown in Figure 14. The X9470 then goes into standby mode after the stop and all bus activity will be ignored until a start is detected. This operation loads the new address into the address counter. The next Current Address Read operation will read from the newly loaded address. This operation could be useful if the master knows the next address it needs to read, but is not ready for the data.

#### **PACKAGING INFORMATION**

## 24-Lead Plastic, TSSOP Package Type V



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com